534 Rec'd PCT/PTO 1 8 AUG 2000

1

a

BETWEEN FR FORMAT AND ATM FORMAT

Ina

5

10

15

The asynchronous transfer modus (ATM) serves as a basis for a universal and international broadband communication, whose configuration—ari [sie] standardized by means of the ATM forum found in the year 1991.

The asynchronous transfer modus is an asynchronous time-division multiplexer method, which enables an integration of different communication services, such as voice communication, data communication, video

telephone, video communication etc. given an arbitrary scaling ability of the transmission capacity. The structure of a typical ATM cell is represented in Rathgeb, Wallmeier, page 79, for example.

Network accesses having transmission rates of 64 kbit/s up to 45 Mbit/s are enabled by means of "Frame Relay", whereby the data frames can have a variable length up to 8 kbytes. FR network accesses are particularly suitable for the data-communication (internet for example). The specifications are standardized by means of the FR forum. The structure of an FR frame is described in Rathgeb, Wallmeier, page 269 through page 271, for example.

20

The conversion of data sequences between FR and ATM format ("interworking") can be carried out as a what is referred to as network interworking whereby the FR frames are directly converted into corresponding ATM frames and vice-versa or can be carried out by means of a what is referred to as service interworking, whereby the content of the FR frames are converted into an AAL5 (ATM adaption layer 5) cell stream. The network interworking is described in FR forum document No. FRF. 5 and the

a

25

30

Given the transmission from one format to the other one, the frames must be frequently translated in their control data area (header), particularly regarding the service interworking. For this purpose, the frames

service interworking is described in FR forum document No. FRF. 8.

a

a

15

5

10

a

20

25

30

of an FR connection that are supplied via the interfaces are stored in the main memory of the central computer (frame processor FP) of the conversion device. For this purpose, the central computer reads in the data from the appertaining interface (such as E1/DS1 in the FR interface module) by means of read commands or by means of a direct memory access (DMA). Subsequent to the processing by means of the central computer, the frames are given to a further processing interface, such as an ATM communication module (segmentation and reassembly sub-layer SAR), by means of write commands or by means of a direct memory access. This method has the disadvantage that the central computer cannot continue to work and that the program running on it must be interrupted during the transmission of the data to and from the main memory of the central computer. Therefore, the throughput rate of the conversion device is significantly reduced. Long FR frames hold up the central computer with waiting times as much as short FR frames intensively load it with respect to the processing time.

Therefore, the invention is based on the object of proposing a

Therefore, the invention is based on the object of proposing a device and a method for converting data sequences between FR format and ATM format, whereby the throughput rate is increased.

The object is achieved by means of a conversion device, which comprises an FR communication module for connecting to an FR communication link, an ATM communication link, a central computer for controlling the FR communication module and the ATM communication module and a buffer memory, which is connected to the central computer, the FR communication module and the ATM communication module via an internal communication link.

Given the conversion of the data sequences from FR into the ATM format and vice-versa, the data-are (usage data and control data) are not stored in the memory of the central computer but in the buffer memory, which is connected to the FR communication module and the ATM communication module via a separate internal communication link. As a result-thereof, the

a

2

operation of the central computer need not be interrupted during the readin and readout of the data. Therefore, the data throughput rate is clearly increased. The process of the data transmission between the communication modules and the buffer memory is thereby also controlled by means of the central computer. However, this control function contributes only to a small increase in work load of the central computer.

Preferably, the communication modules, the buffer memory and the central computer are connected by means of a bus link, particularly by means -of-a high-capacity PCI bus. A separate bus link can also be provided for each of the communication modules.

For purposes of achieving a further increase of the throughput rate, it is possible to divide the buffer memory into two units, whereby one unit is fashioned for storing the data for the further processing in the FR communication module, the other unit for storing data for the further processing in the ATM communication module. The utilization of two separate central computers is advantageous about such an arrangement, espectively energy responsible for one "communication direction".

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the present invention are described on d'awings.

device;

the basis of the enclosed drawing.

Figure 1

a schematic illustration of a second exemplary embodiment of the inventive conversion device;

a schematic representation of a first exemplary

embodiment of the inventive conversion

Figure 3 15

a schematic illustration of a third exemplary embodiment of the inventive conversion device;

Q

10

5

15

20

25

2

2

5

10

15

20

25

30

oseeseu noten

2

a

2

C

Q

Figure 4

a schematic representation of a fourth exemplary embodiment of the inventive conversion device and

Figure 5

a schematic representation of a fifth exemplary embodiment of the inventive conversion

Figure 1 shows a first exemplary embodiment of the inventive

conversion device. In this example, eight communication links of the type E1/DS1 (transmission capacity 2.048 Mbit/s or, respectively, 1.544 Mbit/s are connected to the FR communication module. However, arbitrary other communication links that are possible in the FR standard can be utilized. The FR communication module PIM (Physical Interface Module) consists of two functional modules, the physical interface PHY and the FR control FRCC (Frame Relay Communication Controlor(sic)). The FR communication module PIM is connected via a PCI (Peripheral Component Interconnect) bus to the ATM communication, which, in turn, consists of the segmentation/chaining unit SAR, whereby the AAL5 (ATM Adaption Layer) functionality is implemented therein, and consists of the ATM adaptation layer ALM, which are connected to one another via and utopia (Universal Test and Operations Physical Interface for ATM) interface. The buffer memory PSSM (PIM SAR Shared Memory), which comprises a dynamic direct access, (DRAM) and an appertaining memory controller, is also connected to the PCI bus. Besides, the central computer FP, which, for example, can comprise a risk CPU, a system control, a storage unit, a clock control etc., is connected to the PCI bus.

The second exemplary embodiment of the inventive conversion device shown in Figure 2 only differs from the first exemplary embodiment in that separate bus links are provided between FR communication module and buffer memory, on one hand, and between ATM communication module and buffer memory, on the other hand. Both bus links are connected to the

5

10

15

20

25

30

In the third exemplary embodiment of the inventive conversion device schematically shown in Figure, the buffer memory PSSM is divided into two units for purposes of further enhancing the performance, whereby the first unit serves the purpose of transmitting from the FR side to the ATM side and the second unit serves the purpose of transmitting from the ATM side to the FR side.

In the fourth exemplary embodiment of the inventive conversion device shown in Figure 4, the FRCC module in the FR communication module PIM and the SAR module in the ATM communication module are also fashioned in a two-piece manner, whoreby respectively one part is responsible for one transmission direction. Therefore, a further increase in speed can be achieved, whereby, on the other hand, the constructional outlay increases, too.

The conversion device of the third exemplary embodiment, which is shown in Figure 5, additionally contains separate bus links for the readin process into the buffer memory PSSM, on one hand, and for the readout process from the buffer memory, on the other hand. For both transmission directions, the readin and readout process therefore can be carried out independently of one another, so that a further enhancement of the transmission performance is enabled.

The method of functioning of the conversion devices that are schematically shown in Figures 1 through 3 is explained in the following. FR data sequences are read from the physical interfaces by the FR communication module PIM and then are stored in the buffer memory PSSM upon control by means of the central computer FP. Subsequently, the data are read-in the ATM communication module, upon control by means of the central computer again, via the PCI bus. The segmentation/chaining unit SAR carries out the interconnecting of the header data and the chaining of

a)

the data to be transmitted into ATM cells, which are supplied via the utopia interface of the ATM adaptation layer - processing unit ALM and are made available there at output terminals Y_b , for the further processing in a coupling field, for example.

Given the reversed conversion, the data sequences get in the ATM format from the ATM adaptation layer - processing unit, via the utopia interface, to the segmentation chaining unit SAR, whereby the ATM cells are chained there and are stored via the bus link into the buffer memory PSSM. From there, the data are read-in by means of the FR communication module PIM, are converted into the FR format with frames of variable length, and are subsequently supplied to one of the physical interfaces.

As a result of the temporary storing of the converted data via the internal communication link in the buffer memory, an interruption of the operation of the central computer FP is not required when the data are readin/readout. The control of the readin/readout process, on one hand, the translation of the FR headers in the network IW case and the conversion in the service IW case on the other hands requires only a few accesses via the PCI bus and therefore represents only a small load for the central computer. Thus, a performance enhancement of the conversion device by the factor 2 through 3 and higher can be achieved.

The PCI burst capability of all connected PCI bus users and also the performance capacity of the central computer FP are conditions with respect to a high transmission performance. Although the central computer FP does not access the buffer memory PSSM too often, its conversion speed must be high given the service interworking functionality.

45a2) 02

25

15

10

5

20